last modified on Tuesday Aug 8, 2005
  Call for Papers
Chairs
TPC Members
Final Program
Contact us



















































































Link
CODES+ISSS 2005
CODES+ISSS 2004
ESTIMedia 2006
ESTIMedia 2004
Sponsored by

N O T I C E
    It was a very successful workshop:
    Thank you for all attendants.
    See you in Seoul on Oct. 26, 2006.

  • The Final Program (presentation files are now available!)

  • Workshop organized under IEEE/ACM/IFIP CODES+ISSS 2005 Conference
    Estimedia will print official IEEE Proceedings with ISBN: 0-7803-9347-3
    While there has been a notable growth both in the use and applications of multimedia systems and on the evolution in sub-micron process technology allowing ever more complex systems to be embedded on one single system-on-chip, these advances have however not been followed
    by an increase in system design productivity. Therefore, the design process has become a crucial bottleneck due to the increasing design complexity and shortening time-to-market requirements. This workshop is meant to bring together people from different multimedia-related research communities (e.g, software, architectures, circuits, real-time, DSP, compilers, multimedia applications) who have worked separately yet not sufficiently interacted to address these issues with focus on the multimedia implementation aspects.

    After a very successful debut in 2003, we hope that this third edition will represent a real opportunity for specialists from academia and industry to contribute to defining the design
    methodologies of future multimedia systems The program will bring together original work in academic and industrial research and development. As in previous editions, the papers will be accepted for oral presentation followed by interactive poster sessions.

    Area of Interest
    • Specification and modeling of multimedia systems
    • Multimedia systems design methodologies and case studies
    • Circuits and architectures for embedded multimedia architectures
    • Emerging trends (Systems-on-Chip, Networks-on-Chip)
    • Validation and verification
    • Software optimization and compiler techniques
    • Timing aspects of media streams
    • Scheduling of media processing
    • Resource and QoS management methods
    • Temporal estimation and protection of media streams
    • Real-time kernels, OS and middleware support

    CHAIRS
    General Chair
    Radu Marculescu, Carnegie Mellon Univ., USA

    Past General Chair
    Gehard Fohler Malardalen Univ., Sweden

    Technical Program Chairs
    Miguel Miranda, IMEC, Belgium
    Soonhoi Ha, Seoul National Univ., Korea


    TPC Members
    Sarita Adve, Univ. of Illinois, Urbana Champaign, USA
    Twan Basten, Eindhoven Univ. of Technology, The Netherlands
    Shuvra S.Bhattacharyya, Univ. of Maryland, USA
    Giorgio Buttazzo, Univ. of Pavia, Italy
    Samarjit Chakraborty, National Univ., Singapour
    Naehyuck Chang, Seoul National Univ., Korea
    Sujit Dey, Univ. of California, San Diego, USA
    Pradeep Dubey, Intel Research, USA
    Petru Eles, Linkoping Univ., Sweden
    Marisol Garcia-Valls, Universidad Carlos III de Madrid, Spain
    Catherine Gebotys, Univ. Waterloo, Canada
    Soonhoi Ha, Seoul National Univ., Korea
    Joerg Henkel, Univ. of Karlsruhe, Germany
    Youn-Long Lin, National Tsing Hua Univ., Taiwan
    Radu Marculescu, Carnegie Mellon Univ., USA
    Miguel Miranda, IMEC, Belgium
    Massoud Pedram, Univ. of Southern California, USA
    Raj Rajkumar, Carnegie Mellon Univ., USA
    Peter Schelkens, Vrije Universiteit Brussel, Belgium
    Paul Stravers, Philips Research Labs, The Natherlands
    Lothar Thiele, Swiss Federal Institute of Technology, Switzerland
    Chi-Ying Tsui, Hong Kong Univ. of Science and Technology, Hong Kong
    Hiroto Yasuura, Kyushu Univ., Japan
    Sungjoo Yoo, Samsung electronics, Korea
    External Referees
    Peeter Ellervee, Univ. Taillin, Estonia
    Heiko Falk, Univ. Dortmund , Germany
    Sumit Gupta, Tensilica Corp., USA
    Kostas Masselos, Univ. College London, UK
    Javier Resano, Univ. Complutense Madrid, Spain
    Radoslaw Szymanek, Cork Constraint Computation Centre, Ireland