|
Home
About
Research
Publications
Project
Gallery
Boards
Links
private
|
SoC Designer (MaxSim)
Forge
Project
National Research Lab.
- 07/01 – : Rapid prototyping and architecture optimization
for embedded systems by hardware/software codesign funded by Department
of Ministry of Science and Technology, Korea
- 03/97 – 02/99 : Integrated Environment for Codesign : PeaCE(Ptolemy
extension as Codesign Environment) funded by Department of Educations, Korea
- 04/97 – 12/97 : Development of partitioning and synthesis environment
for rapid prototyping funded by Ministry of Information and Communication,
Korea
- Developing of HW/SW partitioning algorithm with implementation
selection
- Developing of H.263 encoder/decoder
|
Copyright(c) 2003 by Hyunok
Oh. All rights reserved.
For more information, contact me.
|
|